

Low-Cost Sample-and-Hold Amplifier

AD582

FEATURES

Suitable for 12-Bit Applications High Sample/Hold Current Ratio: 10⁷ Low Acquisition Time: 6µs to 0.1% Low Charge Transfer: <2pC High Input Impedance in Sample-and-Hold Modes Connect in Any Op Amp Configuration Differential Logic Inputs MIL-STD-SE3 Compliant Versions Available

PRODUCT DESCRIPTION

The AD582 is a low-cost integrated circuit sample-and-hold amplifier consisting of a high performance operational amplifier, a low leakage analog switch and a JFET integrating amplifier – all fabricated on a single monolithic chip. An external holding capacitor, connected to the device, completes the sample-and-hold function.

With the analog switch closed, the AD582 functions like a standard op amp; any feedback network may be connected around the device to control gain and frequency response. With the switch open, the capacitor holds the output at its last level, regardless of input voltage.

Typical applications for the AD582 include sampled data systems, D/A deglitchers, analog de-multiplexers, auto null systems, strobed measurement systems and A/D speed enhancement.

The device is available in two versions: the "K" specified for operation over the 0 to $+70^{\circ}$ C commercial temperature range and the "S" specified over the extended temperature range, -55° C to $+125^{\circ}$ C. All versions may be obtained in either the hermetic scaled, TO-100 can or the TO-116 DIP.

PRODUCT HIGHLIGHTS

- The specially designed input stage presents a high impedance to the signal source in both sample and hold modes (up to ±12V). Even with signal levels up to ±V_S, no undesirable signal inversion, peaking or loss of hold voltage occurs.
- The AD582 may be connected in any standard op amp configuration to control gain or frequency response and provide signal inversion, etc.

REV. A

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices.

PIN CONFIGURATIONS





TOP VIEW

14-Pin DIP TO-116



- The AD582 offers a high, sample-to-hold current ratio: 10⁷. The ratio of the available charging current to the holding leakage current is often used as a figure of merit for a sample and hold circuit.
- 4. The AD582 has a typical charge transfer less than 2pC. A low charge transfer produces less offset error and permits the use of smaller hold capacitors for faster signal acquisition.
- The AD582 provides separate analog and digital grounds, thus improving the device's immunity to ground and switching transients.
- The AD582 is available in versions compliant with MIL-STD-883. Refer to the Analog Devices Military Products Databook or current AD582/883B data sheet for detailed specifications.

One Technology Wey, P.O. Box 9106, Norwood, MA 62652-6166, U.S.A. Tel: 617/328-4700 Fax: 617/326-6703 Twx: 710/364-6677 Telex: \$24491 Cable: ANALOG NORWOODMASS

AD582 — SPECIFICATIONS (typical @ +23°C, $V_5 = \pm 15V$ and $C_0 = 1000pF$, A = +1 unless otherwise specified)

NODEL	AD582K	AD5825
AMPLE/HOLD CHARACTERISTICS		
Acquisition Time, 10V Step to 0.1%,	4	•
C _H = 100pF	6µs	-
Acquisition Time, 10V Step to 0.01%,	25µs	•
C _H = 1000pF Aperture Delsy, 20V p-p Input,	2.783	
Hold OV	200ns	•
Aperture Jitter, 20V p-p Input,		
Hold OV	15ns	•
Settling Time, 20V p-p Input,		•
Hold OV, to 0.01%	0.5µs	•
Droop Current, Steady State, \$10VOUT	100pA max 1nA	150nA max
Droop Current, Tmin to Tmax	SpC max (1.5pC typ)	•
Charge Transfer Sample to Hold Offset	0.5mV	•
Feedthrough Capacitance		
20V p-p, 10kHz Input	0,05pF	•
RANSFER CHARACTERISTICS		
Open Loop Gain		
V _{OUT} = 20V p-p, RL = 2k	25k min (SOk typ)	•
Common Mode Rejection		•
V _{CM} = 20V p-p	60dB min (70dB typ)	-
Small Signal Gain Bandwidth	1.5MHz	•
VOUT = 100mV p-p, CH = 100pF	1.20014	
Full Power Bandwidth Vour = 20V p-p, C _H = 100pP	70kHz	•
Siew Rate		
Vout = 20V pp, CH = 100pF	3V/µs	•
Output Resistance		
Hold Mode, LOUT = \$5mA	12Ω	•
Linearity		
Vout = 20V p.p. RL = 2k	±0.01% ±25mA	•
Output Short Circuit Current	123874	
ANALOG INPUT CHARACTERISTICS	terliner (2mliner)	•
Offset Voltage	6mV max (2mV typ) 4mV	ämV max (SmV typ)
Offset Voltage, Tmin to Tmex	3μA max (1.5μA typ)	•
Bias Current Offset Current	300nA max (75nA typ)	•
Offset Current, Tmin to Tmax	100nA	400nA max (100nA typ)
Input Capacitance, f = 1MHz	2pF	•
input Resistance, Sample or Hold		
20V p-p input, A = +1	30MΩ	•
Absolute Max Diff Input Voltage	30V	•
Absolute Max Input Voltage, Either Input	±Vs	
DIGITAL INPUT CHARACTERISTICS		
+Logic Input Voltage	+2V min	•
Hold Mode, Tmin to Tmax, -Logic @ OV	+2v min +0.8V max	•
Sample Mode, Tmin to Tmat, -Logic @ OV +Logic Input Current	· • • • • • • • • • • • • • • • • • • •	
Hold Mode, +Logic @ +5V, -Logic @ 0V	1.5µA	•
Sample Mode, +Logic @ OV, -Logic @ OV	InA	•
-Logic Input Current		
Hold Mode, +Logic @ +5V, -Logic @ 0V	24µA	•
Sample Mode, +Logic @ OV, -Logic @ OV	4µA	•
Absolute Max Diff Input Voltage, +L to -L	+15V/-6V +V-	•
Absolute Max Input Voltage, Either Input	±Vs	
POWER SUPPLY CHARACTERISTICS		
Operating Voltage Range	±9V to ±18V	±9V to ±22V
Supply Current, RL = **	4.5mA max (3mA typ)	-
Power Supply Rejection,		•
ΔVs = SV, Sample Mode (see next page)	60dB min (75dB typ)	
TEMPERATURE RANGE		10°
Specified Performance	0 to +70°C	-55°C to +125°C -55°C to +125°C
Operating	-25°C to +85°C	->> ((0 +143 (
Storage	-65°C ம +150°C +300°C	•
Lead Temperature (Soldering, 15 sec)		
PACKAGE OPTION ^{1,2}		
TO-100 (H-10A)	ADS82KH	AD582SH

NOTES "Specifications same as AD\$82K. "D - Corunie DB, H - Harmetic Metal Can. For outline information see Package Information section. "D - Corunie DB, H - Harmetic Metal Can. For outline information see Package Information section. "Por AD\$82/063B specifications subject to change without notice. Specifications subject to change without notice.

REV. A

APPLYING THE AD582

Both the inverting and non-inverting inputs are brought out to allow op amp type versatility in connecting and using the AD582. Figure 1 shows the basic non-inverting unity gain connection requiring only an external hold capacitor and the usual power supply bypass capacitors. An offset null pot can be added for more critical applications.



Figure 1. Sample and Hold with A = +1

Figure 2 shows a non-inverting configuration where voltage gain, A_V , is set by a pair of external resistors. Frequency shaping or non-linear networks can also be used for special applications.



Figure 2. Sample and Hold with $A = (1 + R_F/R_I)$

The hold capacitor, C_H , should be a high quality polystyrenc (for temperatures below +85°C) or Teflon type with low dielectric absorption. For high speed, limited accuracy applications, capacitors as small as 100pF may be used. Larger values are required for accuracies of 12 bits and above in order to minimize feedthrough, sample to hold offset and droop errors (see Figure 6). Care should be taken in the circuit layout to minimize coupling between the hold capacitor and the digital or signal inputs. In the hold mode, the output voltage will follow any change in the -V_S supply. Consequently, this supply should be well regulated and filtered.

Biasing the +Logic Input anywhere between -6V to +0.8V with respect to the -Logic will set the sample mode. The hold mode will result from any bias between +2.0V and (+V_S - 3V). The sample and hold modes will be controlled differentially with the absolute voltage at either logic input ranging from -V_S to within 3V of +V_S (V_S - 3V). Figure 3 illustrates some examples of the flexibility of this feature.



Figure 3A. Standard Logic Connection



Figure 38. Inverted Logic Sense Connection



Figure 3C. High Threshold Logic Connection

DEFINITION OF TERMS

Figure 4 illustrates various dynamic characteristics of the AD\$82.



Figure 4. Pictorial Showing Various S/H Characteristics

REV. A

AD582

Aperture Delay is the time required after the "hold" command until the switch is fully open and produces a delay in the effective sample timing. Figure 5 is a plot giving the maximum frequency at which the AD582 can sample an input with a given accuracy (lower curve).

Aperture Jitter is the uncertainty in Aperture Time. The Aperture Time can be eliminated by advancing the sampleto-hold command 200ns with respect to the input signal. The Aperture Jitter now determines the maximum sampling frequency (upper curve of Figure 5).

Acquisition Time is the time required by the device to reach its final value within a given error band after the sample command has been given. This includes switch delay time, slewing time and settling time for a given output voltage change.

Droop is the change in the output voltage from the "held" value as a result of device leakage. In the AD582, droop can be in either the positive or negative direction. Droop rate may be calculated from droop current using the following formula:

$$\frac{\Delta V}{\Delta T} (Volts/sec) = \frac{I(pA)}{C_{H}(pF)}$$

(See also Figure 6.)







Figure 6. Sample-and-Hold Performance as a Function of Hold Capacitance

Feedtbrough is that component of the output which follows the input signal *after* the switch is open. As a percentage of the input, feedthrough is determined as the ratio of the feedthrough capacitance to the hold capacitance (C_F/C_H) . Sample-to-Hold Offset is an output shift or step caused by charge injection into the hold capacitor as the device is switched from sample to hold. The charge transfer generates a sample-to-hold offset where:

S/H Offset (V) =
$$\frac{\text{Charge (pC)}}{C_{\text{H}} (\text{pF})}$$

This offset also has a dc component as shown in Figure 6.





OUTLINE DIMENSIONS Dimensions shown in inches and (mm).

то-100 "Н"





TO-116 "D"





4-