

TLE2161, TLE2161A, TLE2161B
EXCALIBUR JFET-INPUT HIGH-OUTPUT-DRIVE
POWER OPERATIONAL AMPLIFIERS
 SLOS049D - NOVEMBER 1989 - REVISED MAY 1996

- Excellent Output Drive Capability
 $V_O = \pm 2.5 \text{ V Min at } R_L = 100 \Omega$,
 $V_{CC\pm} = \pm 5 \text{ V}$
 $V_O = \pm 12.5 \text{ V Min at } R_L = 600 \Omega$,
 $V_{CC\pm} = \pm 15 \text{ V}$
- Low Supply Current . . . 280 μA Typ
- Compensated for High Slew Rate and Gain-Bandwidth Product
 $A_{VD} = 0.5 \text{ Min}$
 Slew Rate = 10 $\text{V}/\mu\text{s}$ Typ
 Gain-Bandwidth Product = 6.5 MHz Typ


description

The TLE2161, TLE2161A, and TLE2161B are JFET-input, low-power, precision operational amplifiers manufactured using the Texas Instruments Excalibur process. Compensated for stability with a minimum closed-loop gain of 5, these devices combine outstanding output drive capability with low power consumption, excellent dc precision, and high gain-bandwidth product.

In addition to maintaining the traditional JFET advantages of fast slew rates and low input bias and offset currents, the Excalibur process offers outstanding parametric stability over time and temperature. This results in a device that remains precise even with changes in temperature and over years of use.

- Wide Operating Supply Voltage Range
 $V_{CC\pm} = \pm 3.5 \text{ V to } \pm 18 \text{ V}$
- High Open-Loop Gain . . . 280 V/mV Typ
- Low Offset Voltage . . . 500 μV Max
- Low Offset Voltage Drift With Time
 $0.04 \mu\text{V}/\text{Month}$ Typ
- Low Input Bias Current . . . 5 pA Typ

**MAXIMUM PEAK-TO-PEAK OUTPUT VOLTAGE
vs
LOAD RESISTANCE**



AVAILABLE OPTIONS

T _A	V _{IOMAX} AT 25°C	PACKAGE			
		SMALL OUTLINE (D)	CHIP CARRIER (FK)	CERAMIC DIP (JG)	PLASTIC DIP (P)
0°C to 70°C	500 μV 1.5 mV 3 mV	TLE2161ACD TLE2161CD	—	—	TLE2161BCP TLE2161ACP TLE2161CP
-40°C to 85°C	500 μV 1.5 mV 3 mV	TLE2161AID TLE2161ID	—	—	TLE2161BIP TLE2161AIP TLE2161IP
-55°C to 125°C	500 μV 1.5 mV 3 mV	TLE2161AMD TLE2161MD	TLE2161AMFK TLE2161MFK	TLE2161BMJG TLE2161AMJG TLE2161MJG	TLE2161BMP TLE2161AMP TLE2161MP

The D packages are available taped and reeled. Add R suffix to device type (e.g., TLE2161ACDR).

PRODUCTION DATA Information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

Copyright © 1996, Texas Instruments Incorporated



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265



TLE2161, TLE2161A, TLE2161B
EXCALIBUR JFET-INPUT HIGH-OUTPUT-DRIVE
POWER OPERATIONAL AMPLIFIERS

SLOS049D - NOVEMBER 1989 - REVISED MAY 1996

description (continued)


A variety of available options includes small-outline packages and chip-carrier versions for high-density system applications.

The C-suffix devices are characterized for operation from 0°C to 70°C. The I-suffix devices are characterized for operation from -40°C to 85°C. The M-suffix devices are characterized for operation over the full military temperature range of -55°C to 125°C.



NC - No internal connection

equivalent schematic



All component values are nominal.

8961724 0107475 575

TLE2161, TLE2161A, TLE2161B
EXCALIBUR JFET-INPUT HIGH-OUTPUT-DRIVE
μPOWER OPERATIONAL AMPLIFIERS
 SLOS049D - NOVEMBER 1989 - REVISED MAY 1996

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage, V_{CC+} (see Note 1)	19 V
Supply voltage, V_{CC-}	-19 V
Differential input voltage, V_{ID} (see Note 2)	±38 V
Input voltage range, V_I (any input)	$V_{CC} \pm$
Input current, I_I (each input)	±1 mA
Output current, I_O	±80 mA
Total current into V_{CC+}	80 mA
Total current out of V_{CC-}	80 mA
Duration of short-circuit current at (or below) 25°C (see Note 3)	unlimited
Continuous total power dissipation	See Dissipation Rating Table
Operating free-air temperature range, T_A :	C suffix	0°C to 70°C
	I suffix	-40°C to 85°C
	M suffix	-55°C to 125°C
Storage temperature range, T_{STG}	-65°C to 150°C
Case temperature for 60 seconds: FK package	260°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds: D or P package	260°C
Lead temperature 1,6 mm (1/16 inch) from case for 60 seconds: JG package	300°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES:
1. All voltage values, except differential voltages, are with respect to the midpoint between V_{CC+} and V_{CC-} .
 2. Differential voltages are at $IN+$ with respect to $IN-$.
 3. The output may be shorted to either supply. Temperature and/or supply voltages must be limited to ensure that the maximum dissipation rating is not exceeded.

DISSIPATION RATING TABLE

PACKAGE	$T_A = 25^\circ\text{C}$ POWER RATING	DERATING FACTOR ABOVE $T_A = 25^\circ\text{C}$	$T_A = 70^\circ\text{C}$ POWER RATING	$T_A = 85^\circ\text{C}$ POWER RATING	$T_A = 125^\circ\text{C}$ POWER RATING
D	725 mW	5.8 mW/ $^\circ\text{C}$	464 mW	377 mW	145 mW
FK	1375 mW	11.0 mW/ $^\circ\text{C}$	880 mW	715 mW	275 mW
JG	1050 mW	8.4 mW/ $^\circ\text{C}$	672 mW	546 mW	210 mW
P	1000 mW	8.0 mW/ $^\circ\text{C}$	640 mW	520 mW	200 mW

recommended operating conditions

		C SUFFIX		I SUFFIX		M SUFFIX		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	
Supply voltage, $V_{CC\pm}$		±3.5	±18	±3.5	±18	+3.5	±18	V
Common-mode input voltage, V_{IC}	$V_{CC\pm} = \pm 5\text{ V}$	-1.6	4	-1.6	4	-1.6	4	V
	$V_{CC\pm} = \pm 15\text{ V}$	-11	13	-11	13	-11	13	
Operating free-air temperature, T_A		0	70	-40	85	-55	125	°C

■ 8961724 0107476 401 ■



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

TLE2161, TLE2161A, TLE2161B
EXCALIBUR JFET-INPUT HIGH-OUTPUT-DRIVE
μPOWER OPERATIONAL AMPLIFIERS
SLOS049D - NOVEMBER 1989 - REVISED MAY 1996

electrical characteristics at specified free-air temperature, $V_{CC} \pm \pm 5 \text{ V}$ (unless otherwise noted)

PARAMETER		TEST CONDITIONS	T_A^\dagger	TLE2161C, TLE2161AC TLE2161BC			UNIT	
				MIN	TYP	MAX		
V_{IO}	Input offset voltage	$V_{IC} = 0, R_S = 50 \Omega$	25°C	0.8	3.1		mV	
			Full range		4			
			25°C	0.6	2.6			
			Full range		3.5			
	Temperature coefficient of input offset voltage Input offset voltage long-term drift (see Note 4)		25°C	0.5	1.9			
			Full range		2.4			
			Full range	6		$\mu\text{V}/^\circ\text{C}$		
			25°C	0.04		$\mu\text{V}/\text{mo}$		
			25°C	1		pA		
			Full range		0.8	nA		
I_{IO}	Input offset current		25°C	3		pA		
			Full range		2	nA		
I_{IB}	Input bias current		25°C	-1.6 to 4	-2 to 6	V		
			Full range	-1.6 to 4		V		
V_{ICR}	Common-mode input voltage range		$R_L = 10 \text{ k}\Omega$	25°C	3.5	3.7	V	
			Full range		3.3			
			$R_L = 100 \Omega$	25°C	2.5	3.1		
			Full range		2			
V_{OM+}	Maximum positive peak output voltage swing		$R_L = 10 \text{ k}\Omega$	25°C	-3.7	-3.9	V	
			Full range		-3.3			
			$R_L = 100 \Omega$	25°C	-2.5	-2.7		
			Full range		-2			
V_{OM-}	Maximum negative peak output voltage swing		$R_L = 10 \text{ k}\Omega$	25°C	15	80	V/mV	
			Full range		2			
			$R_L = 100 \Omega$	25°C	0.75	45		
			Full range		0.5			
AVD	Large-signal differential voltage amplification		$V_O = 0 \text{ to } -2 \text{ V}, R_L = 100 \Omega$	25°C	0.5	3	V/mV	
			Full range		0.25			
			$V_O = \pm 2.8 \text{ V}, R_L = 10 \text{ k}\Omega$	25°C				
			Full range					
r_i	Input resistance			25°C		10^{12}	Ω	
				25°C		4		
z_o	Open-loop output impedance		$I_O = 0$	25°C		280	Ω	
				25°C		65		
$CMRR$	Common-mode rejection ratio		$V_{IC}=V_{ICR\text{min}}, R_S = 50 \Omega$	25°C	65	82	dB	
			Full range		65			
$kSVR$	Supply-voltage rejection ratio ($\Delta V_{CC\pm} / \Delta V_{IO}$)		$V_{CC\pm} = \pm 5 \text{ V to } \pm 15 \text{ V}, R_S = 50 \Omega$	25°C	75	93	dB	
			Full range		75			
I_{CC}	Supply current		$V_O = 0, \text{ No load}$	25°C	280	325	μA	
				Full range		350		
ΔI_{CC}	Supply-current change over operating temperature range			Full range		29	μA	

† Full range is 0°C to 70°C.

NOTE 4: Typical values are based on the input offset voltage shift observed through 168 hours of operating life test at $T_A = 150^\circ\text{C}$ extrapolated to $T_A = 25^\circ\text{C}$ using the Arrhenius equation and assuming an activation energy of 0.96 eV.

■ 8961724 0107477 348 ■

TLE2161, TLE2161A, TLE2161B
EXCALIBUR JFET-INPUT HIGH-OUTPUT-DRIVE
 μ POWER OPERATIONAL AMPLIFIERS
 SLOS049D - NOVEMBER 1989 - REVISED MAY 1996

operating characteristics at specified free-air temperature, $V_{CC} \pm \pm 5$ V (unless otherwise noted)

PARAMETER	TEST CONDITIONS	T_A^{\dagger}	TLE2161C, TLE2161AC			UNIT	
			TLE2161BC				
			MIN	TYP	MAX		
SR	Slew rate (see Figure 1) $A_{VD} = 5, R_L = 10 \text{ k}\Omega, C_L = 100 \text{ pF}$	25°C	7	10		V/ μ s	
		Full range	5				
V_n	Equivalent input noise voltage (see Figure 2) $R_S = 20 \Omega, f = 10 \text{ Hz}$	25°C	59	100		nV/ $\sqrt{\text{Hz}}$	
			43	60			
$V_{n(PP)}$	Peak-to-peak equivalent input noise voltage $f = 0.1 \text{ Hz to } 10 \text{ Hz}$	25°C	1.1			μV	
I_n	Equivalent input noise current $f = 1 \text{ kHz}$	25°C	1			$\text{fA}/\sqrt{\text{Hz}}$	
THD	Total harmonic distortion $V_{O(PP)} = 2 \text{ V}, A_{VD} = 5, f = 10 \text{ kHz}, R_L = 10 \text{ k}\Omega$	25°C	0.025%				
Gain-bandwidth product (see Figure 3)	$f = 100 \text{ kHz}, R_L = 10 \text{ k}\Omega, C_L = 100 \text{ pF}$	25°C	5.8			MHz	
			4.3				
t_s	Settling time $\varepsilon = 0.1\%$	25°C	5			μs	
			10				
BOM	Maximum output-swing bandwidth $A_{VD} = 5, R_L = 10 \text{ k}\Omega$	25°C	420			kHz	
ϕ_m	Phase margin (see Figure 3) $A_{VD} = 5, R_L = 10 \text{ k}\Omega, C_L = 100 \text{ pF}$	25°C	70°				
			84°				

† Full range is 0°C to 70°C.

8961724 0107478 284



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

**TLE2161, TLE2161A, TLE2161B
EXCALIBUR JFET-INPUT HIGH-OUTPUT-DRIVE
μPOWER OPERATIONAL AMPLIFIERS**

SLOS049D - NOVEMBER 1989 - REVISED MAY 1996

electrical characteristics at specified free-air temperature, $V_{CC} = \pm 15$ V (unless otherwise noted)

PARAMETER		TEST CONDITIONS	T_A^\dagger	TLE2161C, TLE2161AC TLE2161BC			UNIT	
				MIN	Typ	MAX		
V_{IO}	Input offset voltage	$V_{IC} = 0$, $R_S = 50\Omega$	25°C	0.6	3		mV	
			Full range		3.9			
			25°C	0.5	1.5			
	TLE2161AC		Full range		2.5			
			25°C	0.3	0.5			
			Full range		1			
α_{VIO}	Temperature coefficient of input offset voltage		Full range	6		$\mu\text{V}/^\circ\text{C}$		
Input offset voltage long-term drift (see Note 4)			25°C	0.04		$\mu\text{V}/\text{mo}$		
I_{IO}	Input offset current		25°C	2		pA	pA	
			Full range		1	nA		
	Input bias current		25°C	4		pA		
			Full range		3	nA		
V_{ICR}	Common-mode input voltage range		25°C	-11 to 13	-12 to 16		V	
			Full range	-11 to 13			V	
V_{OM+}	Maximum positive peak output voltage swing	$R_L = 10\text{ k}\Omega$	25°C	13.2	13.7		V	
			Full range	13				
	Maximum negative peak output voltage swing		25°C	12.5	13.2			
			Full range	12				
V_{OM-}	Maximum negative peak output voltage swing	$R_L = 10\text{ k}\Omega$	25°C	-13.2	-13.7		V	
			Full range	-13				
	Maximum positive peak output voltage swing		25°C	-12.5	-13			
			Full range	-12				
A_{VD}	Large-signal differential voltage amplification	$V_O = \pm 10\text{ V}, R_L = 10\text{ k}\Omega$	25°C	30	230		V/mV	
			Full range	20				
		$V_O = 0$ to $8\text{ V}, R_L = 600\Omega$	25°C	25	100			
	$V_O = 0$ to $-8\text{ V}, R_L = 600\Omega$	25°C	3	25				
		Full range	1					
r_i	Input resistance		25°C		10^{12}	Ω		
c_i	Input capacitance		25°C		4	pF		
z_o	Open-loop output impedance	$I_O = 0$	25°C		280	Ω		
CMRR	Common-mode rejection ratio		$V_{IC} = V_{ICR\min}, R_S = 50\Omega$	25°C	72	90	dB	
				Full range	70			
KSVR	Supply-voltage rejection ratio ($\Delta V_{CC\pm} / \Delta V_{IO}$)		$V_{CC\pm} = \pm 5\text{ V to } \pm 15\text{ V}, R_S = 50\Omega$	25°C	75	93	dB	
				Full range	75			
I_{CC}	Supply current		$V_O = 0, \text{ No load}$	25°C	290	350	μA	
				Full range		375		
	Supply-current change over operating temperature range			Full range		34		

† Full range is 0°C to 70°C .

NOTE 4: Typical values are based on the input offset voltage shift observed through 168 hours of operating life test at $T_A = 150^\circ\text{C}$ extrapolated to $T_A = 25^\circ\text{C}$ using the Arrhenius equation and assuming an activation energy of 0.96 eV.

8961724 0107479 110



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

TLE2161, TLE2161A, TLE2161B
EXCALIBUR JFET-INPUT HIGH-OUTPUT-DRIVE
µPOWER OPERATIONAL AMPLIFIERS

SLOS049D - NOVEMBER 1989 - REVISED MAY 1996

operating characteristics at specified free-air temperature, $V_{CC} \pm \pm 15$ V (unless otherwise noted)

PARAMETER	TEST CONDITIONS	T_A^\dagger	TLE2161C, TLE2161AC TLE2161BC			UNIT
			MIN	TYP	MAX	
			25°C	7	10	
SR	Slew rate (see Figure 1) $A_{VD} = 5, R_L = 10 \text{ k}\Omega, C_L = 100 \text{ pF}$	Full range		5		V/ μ s
V_n	Equivalent input noise voltage (see Figure 2) $R_S = 20 \Omega, f = 10 \text{ Hz}$	25°C		70	100	nV/ $\sqrt{\text{Hz}}$
				40	60	
$V_n(\text{PP})$	Peak-to-peak equivalent input noise voltage $f = 0.1 \text{ Hz to } 10 \text{ Hz}$	25°C		1.1		μV
I_n	Equivalent input noise current $f = 1 \text{ kHz}$	25°C		1.1		fA/ $\sqrt{\text{Hz}}$
THD	Total harmonic distortion $V_O(\text{PP}) = 2 \text{ V}, A_{VD} = 5, f = 10 \text{ kHz}, R_L = 10 \text{ k}\Omega$	25°C		0.025%		
	Gain-bandwidth product (see Figure 3) $f = 100 \text{ kHz}, R_L = 10 \text{ k}\Omega, C_L = 100 \text{ pF}$	25°C		6.4		MHz
				5.6		
t_s	Settling time $\epsilon = 0.1\%$	25°C		5		μs
				10		
BOM	Maximum output-swing bandwidth $A_{VD} = 5, R_L = 10 \text{ k}\Omega$	25°C		116		kHz
Φ_m	Phase margin (see Figure 3) $A_{VD} = 5, R_L = 10 \text{ k}\Omega, C_L = 100 \text{ pF}$	25°C		72°		
				78°		

† Full range is 0°C to 70°C.

■ 8961724 0107480 932 ■



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

TLE2161, TLE2161A, TLE2161B
EXCALIBUR JFET-INPUT HIGH-OUTPUT-DRIVE
μPOWER OPERATIONAL AMPLIFIERS

SLOS049D - NOVEMBER 1989 - REVISED MAY 1996

electrical characteristics at specified free-air temperature, $V_{CC} \pm \pm 5\text{ V}$ (unless otherwise noted)

PARAMETER		TEST CONDITIONS	$T_A \dagger$	TLE2161I, TLE2161AI TLE2161BI			UNIT	
				MIN	Typ	MAX		
V_{IO}	Input offset voltage TLE2161I	$V_{IC} = 0$, $R_S = 50\Omega$	25°C	0.8	3.1		mV	
			Full range		4.4			
			25°C	0.6	2.6			
	TLE2161AI		Full range		3.9			
			25°C	0.5	1.9			
			Full range		2.7			
αV_{IO}	Temperature coefficient of input offset voltage		Full range	6			$\mu\text{V}/^\circ\text{C}$	
Input offset voltage long-term drift (see Note 4)			25°C	0.04			$\mu\text{V}/\text{mo}$	
I_{IO}	Input offset current		25°C	1			pA	
			Full range		2		nA	
	I_{IB}		25°C	3			pA	
			Full range	4			nA	
V_{ICR}	Common-mode input voltage range		25°C	-1.6 to 4	-2 to 6		V	
			Full range	-1.6 to 4				
			25°C	3.5	3.7			
			Full range	3.1				
V_{OM+}	Maximum positive peak output voltage $R_L = 10\text{ k}\Omega$		25°C	2.5	3.1		V	
			Full range	2				
	$R_L = 100\Omega$		25°C	-3.7	-3.9			
			Full range	-3.1				
V_{OM-}	Maximum negative peak output voltage swing $R_L = 10\text{ k}\Omega$		25°C	-2.5	-2.7		V	
			Full range	-2				
	$R_L = 100\Omega$		25°C	15	80			
			Full range	2				
A_{VD}	Large-signal differential voltage amplification $V_O = \pm 2.8\text{ V}, R_L = 10\text{ k}\Omega$		25°C	0.75	45		V/mV	
			Full range	0.5				
			25°C	0.5	3			
			Full range	0.25				
r_i	Input resistance		25°C	10 ¹²			Ω	
c_i	Input capacitance		25°C	4			pF	
z_o	Open-loop output impedance	$I_O = 0$	25°C	280			Ω	
CMRR	Common-mode rejection ratio	$V_{IC}=V_{ICR\text{min}}, R_S = 50\Omega$	25°C	65	82		dB	
			Full range	65				
KSVR	Supply-voltage rejection ratio ($\Delta V_{CC\pm} / \Delta V_{IO}$)	$V_{CC\pm} = \pm 5\text{ V to } \pm 15\text{ V}, R_S = 50\Omega$	25°C	75	93		dB	
			Full range	65				
I_{CC}	Supply current	$V_O = 0, \text{ No load}$	25°C	280	325		μA	
			Full range		350			
ΔI_{CC}	Supply-current change over operating temperature range		Full range		29		μA	

† Full range is -40°C to 85°C .

NOTE 4: Typical values are based on the input offset voltage shift observed through 168 hours of operating life test at $T_A = 150^\circ\text{C}$ extrapolated to $T_A = 25^\circ\text{C}$ using the Arrhenius equation and assuming an activation energy of 0.96 eV.

■ 8961724 0107481 879 ■



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

TLE2161, TLE2161A, TLE2161B
EXCALIBUR JFET-INPUT HIGH-OUTPUT-DRIVE
 μ POWER OPERATIONAL AMPLIFIERS
 SLOS049D - NOVEMBER 1989 - REVISED MAY 1996

operating characteristics at specified free-air temperature, $V_{CC} \pm = \pm 5$ V (unless otherwise noted)

PARAMETER	TEST CONDITIONS	T_A^\dagger	TLE2161I, TLE2161AI TLE2161BI			UNIT
			MIN	TYP	MAX	
			25°C	7	10	
SR	Slew rate (see Figure 1) $A_{VD} = 5$, $R_L = 10 \text{ k}\Omega$, $C_L = 100 \text{ pF}$	Full range		5		V/ μ s
V_n	Equivalent input noise voltage (see Figure 2) $R_S = 20 \Omega$, $f = 10 \text{ Hz}$	25°C		59	100	nV/ $\sqrt{\text{Hz}}$
				43	60	
$V_{n(PP)}$	Peak-to-peak equivalent input noise voltage $f = 0.1 \text{ Hz to } 10 \text{ Hz}$	25°C		1.1		μV
I_n	Equivalent input noise current $f = 1 \text{ kHz}$	25°C		1		fA/ $\sqrt{\text{Hz}}$
THD	Total harmonic distortion $V_{O(PP)} = 2 \text{ V}$, $A_{VD} = 5$, $f = 10 \text{ kHz}$, $R_L = 10 \text{ k}\Omega$	25°C		0.025%		
	Gain-bandwidth product (see Figure 3) $f = 100 \text{ kHz}$, $R_L = 10 \text{ k}\Omega$, $C_L = 100 \text{ pF}$	25°C		5.8		MHz
				4.3		
t_s	Settling time $\epsilon = 0.1\%$	25°C		5		μs
				10		
BOM	Maximum output-swing bandwidth $A_{VD} = 5$, $R_L = 10 \text{ k}\Omega$	25°C		420		kHz
Φ_m	Phase margin (see Figure 3) $A_{VD} = 5$, $R_L = 10 \text{ k}\Omega$, $C_L = 100 \text{ pF}$	25°C		70°		
				84°		

[†] Full range is -40°C to 85°C .

■ 8961724 0107482 705 ■



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

TLE2161, TLE2161A, TLE2161B
EXCALIBUR JFET-INPUT HIGH-OUTPUT-DRIVE
µPOWER OPERATIONAL AMPLIFIERS

SLOS049D - NOVEMBER 1989 - REVISED MAY 1996

electrical characteristics at specified free-air temperature, $V_{CC} \pm \pm 15\text{ V}$ (unless otherwise noted)

PARAMETER		TEST CONDITIONS	$T_A \dagger$	TLE2161I, TLE2161AI TLE2161BI			UNIT	
				MIN	TYP	MAX		
V_{IO}	Input offset voltage	$V_{IC} = 0, R_S = 50\Omega$	25°C	0.6	3		mV	
			Full range		4.3			
			25°C	0.5	1.5			
			Full range		2.9			
	Temperature coefficient of input offset voltage Input offset voltage long-term drift (see Note 4)		25°C	0.3	0.5			
			Full range		1.3			
			Full range	6		$\mu\text{V}/^\circ\text{C}$		
			25°C	0.04		$\mu\text{V}/\text{mo}$		
			25°C	2		pA		
			Full range		3	nA		
I_{IO}	Input offset current		25°C	4		pA		
			Full range		5	nA		
			25°C	-11 to 13	-12 to 16	V		
V_{ICR}	Common-mode input voltage range		Full range	-11 to 13		V		
			$R_L = 10\text{ k}\Omega$	25°C	13.2	13.7	V	
			Full range		13			
			$R_L = 600\Omega$	25°C	12.5	13.2		
			Full range		12			
	Maximum positive peak output voltage swing		$R_L = 10\text{ k}\Omega$	25°C	-13.2	-13.7	V	
			Full range		-13			
			$R_L = 600\Omega$	25°C	-12.5	-13		
			Full range		-12			
A_{VD}	Large-signal differential voltage amplification	$V_O = \pm 10\text{ V}, R_L = 10\text{ k}\Omega$	25°C	30	230		V/mV	
			Full range		20			
			$V_O = 0$ to $8\text{ V}, R_L = 600\Omega$	25°C	25	100		
			Full range		10			
			$V_O = 0$ to $-8\text{ V}, R_L = 600\Omega$	25°C	3	25		
		$V_O = 0, R_L = 600\Omega$	Full range		1			
r_i	Input resistance		25°C	10 ¹²		Ω		
c_i	Input capacitance		25°C	4		pF		
Z_o	Open-loop output impedance		25°C	280		Ω		
CMRR	Common-mode rejection ratio		$V_{IC}=V_{ICR\min}, R_S = 50\Omega$	25°C	72	90	dB	
k_{SVR}	Supply-voltage rejection ratio ($\Delta V_{CC\pm} / \Delta V_{IO}$)	$V_{CC\pm} = \pm 5\text{ V}$ to $\pm 15\text{ V}, R_S = 50\Omega$	Full range	65				
I_{CC}	Supply current	$V_O = 0, \text{ No load}$	25°C	75	93		μA	
ΔI_{CC}	Supply-current change over operating temperature range		Full range	65				
			Full range	290	350			
			Full range		375			
			Full range		34		μA	

[†] Full range is -40°C to 85°C .

NOTE 4: Typical values are based on the input offset voltage shift observed through 168 hours of operating life test at $T_A = 150^\circ\text{C}$ extrapolated to $T_A = 25^\circ\text{C}$ using the Arrhenius equation and assuming an activation energy of 0.96 eV.

8961724 0107483 641



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

TLE2161, TLE2161A, TLE2161B
EXCALIBUR JFET-INPUT HIGH-OUTPUT-DRIVE
 μ POWER OPERATIONAL AMPLIFIERS
 SLOS049D - NOVEMBER 1989 - REVISED MAY 1996

operating characteristics at specified free-air temperature, $V_{CC} = \pm 15$ V (unless otherwise noted)

PARAMETER	TEST CONDITIONS	T_A^\dagger	TLE2161, TLE2161AI TLE2161B			UNIT
			MIN	TYP	MAX	
SR Slew rate (see Figure 1)	$A_{VD} = 5$, $R_L = 10 \text{ k}\Omega$, $C_L = 100 \text{ pF}$	25°C	7	10		$\text{V}/\mu\text{s}$
		Full range	5			
V_n Equivalent input noise voltage (see Figure 2)	$R_S = 20 \Omega$, $f = 10 \text{ Hz}$	25°C	70	100		$\text{nV}/\sqrt{\text{Hz}}$
	$R_S = 20 \Omega$, $f = 1 \text{ kHz}$		40	60		
$V_{n(PP)}$ Peak-to-peak equivalent input noise voltage	$f = 0.1 \text{ Hz to } 10 \text{ Hz}$	25°C	1.1			μV
I_n Equivalent input noise current	$f = 1 \text{ kHz}$	25°C	1.1			$\text{fA}/\sqrt{\text{Hz}}$
THD Total harmonic distortion	$V_O(PP) = 2 \text{ V}$, $A_{VD} = 5$, $f = 10 \text{ kHz}$, $R_L = 10 \text{ k}\Omega$	25°C	0.025%			
Gain-bandwidth product (see Figure 3)	$f = 100 \text{ kHz}$, $R_L = 10 \text{ k}\Omega$, $C_L = 100 \text{ pF}$	25°C	6.4			MHz
	$f = 100 \text{ kHz}$, $R_L = 600 \Omega$, $C_L = 100 \text{ pF}$		5.6			
t_s Settling time	$\epsilon = 0.1\%$	25°C	5			μs
	$\epsilon = 0.01\%$		10			
B_{OM} Maximum output-swing bandwidth	$A_{VD} = 5$, $R_L = 10 \text{ k}\Omega$	25°C	116			kHz
ϕ_m Phase margin (see Figure 3)	$A_{VD} = 5$, $R_L = 10 \text{ k}\Omega$, $C_L = 100 \text{ pF}$	25°C	72°			
	$A_{VD} = 5$, $R_L = 600 \Omega$, $C_L = 100 \text{ pF}$		78°			

† Full range is -40°C to 85°C .

8961724 0107484 588



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

TLE2161, TLE2161A, TLE2161B
EXCALIBUR JFET-INPUT HIGH-OUTPUT-DRIVE
μPOWER OPERATIONAL AMPLIFIERS

SLOS049D - NOVEMBER 1989 - REVISED MAY 1996

electrical characteristics at specified free-air temperature, $V_{CC} = \pm 5$ V (unless otherwise noted)

PARAMETER		TEST CONDITIONS	T_A^\dagger	TLE2161M TLE2161AM TLE2161BM			UNIT	
				MIN	TYP	MAX		
V_{IO} Input offset voltage	TLE2161M	$V_{IC} = 0$, $R_S = 50\Omega$	25°C	0.8	3.1		mV	
			Full range		6			
	TLE2161AM		25°C	0.6	2.6			
			Full range		4.6			
	TLE2161BM		25°C	0.5	1.9			
			Full range		3.1			
αV_{IO} Temperature coefficient of input offset voltage			Full range		6	$\mu\text{V}/^\circ\text{C}$		
Input offset voltage long-term drift (see Note 4)			25°C	0.04		$\mu\text{V}/\text{mo}$		
I_{IO} Input offset current			25°C	1		pA		
			Full range		15	nA		
			25°C	3		pA		
			Full range		30	nA		
V_{ICR} Common-mode input voltage range			25°C	-1.6 to 4	-2 to 6		V	
			Full range	-1.6 to 4			V	
V_{OM+} Maximum positive peak output voltage swing	All packages	$R_L = 10\text{k}\Omega$	25°C	3.5	3.7		V	
			Full range	3				
	FK and JG packages	$R_L = 600\Omega$	25°C	2.5	3.6		V	
			Full range	2				
	D and P packages	$R_L = 100\Omega$	25°C	2.5	3.1			
			Full range	2				
V_{OM-} Maximum negative peak output voltage swing	All packages	$R_L = 10\text{k}\Omega$	25°C	-3.7	-3.9		V	
			Full range	-3				
	FK and JG packages	$R_L = 600\Omega$	25°C	-2.5	-3.5			
			Full range	-2				
	D and P packages	$R_L = 100\Omega$	25°C	-2.5	-2.7			
			Full range	-2				
A_{VD} Large-signal differential voltage amplification	All packages	$V_0 = \pm 2.8\text{ V}$, $R_L = 10\text{k}\Omega$	25°C	15	80		VmV	
			Full range	2				
	FK and JG packages	$V_0 = 0$ to 2.5 V , $R_L = 600\Omega$	25°C	1	65			
			Full range	0.5				
	D and P packages	$V_0 = 0$ to -2.5 V , $R_L = 600\Omega$	25°C	1	16			
			Full range	0.5				
	D and P packages	$V_0 = 0$ to 2 V , $R_L = 100\Omega$	25°C	0.75	45			
			Full range	0.5				
		$V_0 = 0$ to -2 V , $R_L = 100\Omega$	25°C	0.5	3			
			Full range	0.25				

† Full range is -55°C to 125°C .

NOTE 4: Typical values are based on the input offset voltage shift observed through 168 hours of operating life test at $T_A = 150^\circ\text{C}$ extrapolated to $T_A = 25^\circ\text{C}$ using the Arrhenius equation and assuming an activation energy of 0.96 eV.

8961724 0107485 414



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

TLE2161, TLE2161A, TLE2161B
EXCALIBUR JFET-INPUT HIGH-OUTPUT-DRIVE
μPOWER OPERATIONAL AMPLIFIERS
 SLOS049D – NOVEMBER 1989 – REVISED MAY 1996

electrical characteristics at specified free-air temperature, $V_{CC} \pm = \pm 5$ V (unless otherwise noted continued)

PARAMETER	TEST CONDITIONS	T_A^\dagger	TLE2161M TLE2161AM TLE2161BM			UNIT
			MIN	TYP	MAX	
r_i	Input resistance		25°C	1012		Ω
c_i	Input capacitance		25°C	4		pF
z_o	Open-loop output impedance	$I_O = 0$	25°C	280		Ω
CMRR	Common-mode rejection ratio	$V_{IC} = V_{ICR\min}$, $R_S = 50 \Omega$	25°C Full range	65 60	82	dB
kSVR	Supply-voltage rejection ratio ($\Delta V_{CC\pm}/\Delta V_{IO}$)	$V_{CC\pm} = \pm 5$ V to ± 15 V, $R_S = 50 \Omega$	25°C Full range	75 65	93	dB
I_{CC}	Supply current	$V_O = 0$, No load	25°C	280	325	μA
ΔI_{CC}	Supply-current change over operating temperature range		Full range		350	μA
					39	μA

† Full range is – 55°C to 125°C.

operating characteristics, $V_{CC} \pm = \pm 5$ V, $T_A = 25^\circ C$

PARAMETER	TEST CONDITIONS	TLE2161M TLE2161AM TLE2161BM			UNIT
		MIN	TYP	MAX	
SR	Slew rate (see Figure 1)	$A_{VD} = 5$, $R_L = 10 \text{ k}\Omega$, $C_L = 100 \text{ pF}$	10		V/μs
V_n	Equivalent input noise voltage (see Figure 2)	$R_S = 20 \Omega$, $f = 10 \text{ Hz}$	59		nV/√Hz
		$R_S = 20 \Omega$, $f = 1 \text{ kHz}$	43		
$V_{n(PP)}$	Peak-to-peak equivalent input noise voltage	$f = 0.1 \text{ Hz to } 10 \text{ Hz}$	1.1		μV
I_n	Equivalent input noise current	$f = 1 \text{ kHz}$	1		fA/√Hz
THD	Total harmonic distortion	$A_{VD} = 5$, $V_{O(PP)} = 2 \text{ V}$, $f = 10 \text{ kHz}$, $R_L = 10 \text{ k}\Omega$	0.025%		
	Gain-bandwidth product (see Figure 3)	$f = 100 \text{ kHz}$, $R_L = 10 \text{ k}\Omega$, $C_L = 100 \text{ pF}$	5.8		MHz
		$f = 100 \text{ kHz}$, $R_L = 600 \text{ k}\Omega$, $C_L = 100 \text{ pF}$	4.3		
t_s	Settling time	$\varepsilon = 0.1\%$	5		μs
		$\varepsilon = 0.01\%$	10		
BOM	Maximum output-swing bandwidth	$A_{VD} = 5$, $R_L = 10 \text{ k}\Omega$	420		kHz
Φ_m	Phase margin (see Figure 3)	$A_{VD} = 5$, $R_L = 10 \text{ k}\Omega$, $C_L = 100 \text{ pF}$	70°		
		$A_{VD} = 5$, $R_L = 600 \Omega$, $C_L = 100 \text{ pF}$	84°		

8961724 0107486 350



POST OFFICE BOX 655303 • DALLAS, TEXAS 75263

TLE2161, TLE2161A, TLE2161B
EXCALIBUR JFET-INPUT HIGH-OUTPUT-DRIVE
µPOWER OPERATIONAL AMPLIFIERS

SLOS049D - NOVEMBER 1989 - REVISED MAY 1996

electrical characteristics at specified free-air temperature, $V_{CC} \pm \pm 15$ V (unless otherwise noted)

PARAMETER		TEST CONDITIONS	T_A^\dagger	TLE2161M TLE2161AM TLE2161BM			UNIT	
				MIN	TYP	MAX		
V_{IO}	Input offset voltage	$V_{IC} = 0$, $R_S = 50\Omega$	25°C	0.6	3		mV	
			Full range		6			
			25°C	0.5	1.5			
	TLE2161AM		Full range		3.6			
			25°C	0.3	0.5			
			Full range		1.7			
α_{VIO}	Temperature coefficient of input offset voltage		Full range	6			$\mu\text{V}/^\circ\text{C}$	
Input offset voltage long-term drift (see Note 4)			25°C	0.04			$\mu\text{V}/\text{mo}$	
I_{IO}	Input offset current		25°C	2			pA	
			Full range		20		nA	
			25°C	4			pA	
I_{IB}	Input bias current		Full range		40		nA	
V_{ICR}	Common-mode input voltage range		25°C	-11 to 13	-12 to 16		V	
			Full range	-11 to 13			V	
$V_{OM} +$	Maximum positive peak output voltage swing		$R_L = 10\text{ k}\Omega$	25°C	13.2	13.7	V	
			Full range	12.5				
			$R_L = 600\Omega$	25°C	12.5	13.2		
			Full range	12				
$V_{OM} -$	Maximum negative peak output voltage swing		$R_L = 10\text{ k}\Omega$	25°C	-13.2	-13.7	V	
			Full range	-12.5				
			$R_L = 600\Omega$	25°C	-12.5	-13		
			Full range	-12				
A_{VD}	Large-signal differential voltage amplification		$V_O = \pm 10\text{ V}, R_L = 10\text{ k}\Omega$	25°C	30	230	V/mV	
			Full range	20				
			$V_O = 0$ to $8\text{ V}, R_L = 600\Omega$	25°C	25	100		
			Full range	7				
			$V_O = 0$ to $-8\text{ V}, R_L = 600\Omega$	25°C	3	25		
r_i	Input resistance		Full range	1				
	Input capacitance		25°C	10 ¹²			Ω	
Z_0	Open-loop output impedance	$I_O = 0$	25°C	4			pF	
CMRR	Common-mode rejection ratio		$V_{IC} = V_{ICR\min}, R_S = 50\Omega$	25°C	280		dB	
			Full range	65				
k_{SVR}	Supply-voltage rejection ratio ($\Delta V_{CC\pm} / \Delta V_{IO}$)		$V_{CC\pm} = \pm 5\text{ V}$ to $\pm 15\text{ V}, R_S = 50\Omega$	25°C	72	90	dB	
			Full range	65				
I_{CC}	Supply current	$V_O = 0$, No load	25°C	75	93		μA	
			Full range	65				
	Supply-current change over operating temperature range		25°C	290	350			
			Full range	375				
			Full range	46			μA	

† Full range is -55°C to 125°C .

NOTE 4: Typical values are based on the input offset voltage shift observed through 168 hours of operating life test at $T_A = 150^\circ\text{C}$ extrapolated to $T_A = 25^\circ\text{C}$ using the Arrhenius equation and assuming an activation energy of 0.96 eV.

8961724 0107487 297



POST OFFICE BOX 655303 • DALLAS, TEXAS 75285

TLE2161, TLE2161A, TLE2161B
EXCALIBUR JFET-INPUT HIGH-OUTPUT-DRIVE
µPOWER OPERATIONAL AMPLIFIERS

SLOS049D - NOVEMBER 1989 - REVISED MAY 1996

operating characteristics at specified free-air temperature, $V_{CC} \pm \pm 15$ V (unless otherwise noted)

PARAMETER	TEST CONDITIONS	T_A^\dagger	TLE2161M TLE2161AM TLE2161BM			UNIT
			MIN	TYP	MAX	
SR Slew rate (see Figure 1)	$A_{VD} = 5$, $R_L = 10 \text{ k}\Omega$, $C_L = 100 \text{ pF}$	25°C	7	10		V/ μ s
		Full range	5			
V_n Equivalent input noise voltage (see Figure 2)	$R_S = 20 \Omega$, $f = 10 \text{ Hz}$ $R_S = 20 \Omega$, $f = 1 \text{ kHz}$	25°C	70			nV/ $\sqrt{\text{Hz}}$
			40			
$V_{N(PP)}$ Peak-to-peak equivalent input noise voltage	$f = 0.1 \text{ Hz to } 10 \text{ Hz}$	25°C	1.1			μV
I_n Equivalent input noise current	$f = 1 \text{ Hz}$	25°C	1.1			fA/ $\sqrt{\text{Hz}}$
THD Total harmonic distortion	$V_O(PP) = 2 \text{ V}$, $A_{VD} = 5$, $f = 10 \text{ kHz}$, $R_L = 10 \text{ k}\Omega$	25°C	0.025%			
Gain-bandwidth product (see Figure 3)	$f = 100 \text{ kHz}$, $R_L = 10 \text{ k}\Omega$, $C_L = 100 \text{ pF}$	25°C	6.4			MHz
	$f = 100 \text{ kHz}$, $R_L = 600 \Omega$, $C_L = 100 \text{ pF}$		5.6			
t_s Settling time	$\varepsilon = 0.1\%$ $\varepsilon = 0.01\%$	25°C	5			μs
			10			
BOM Maximum output-swing bandwidth	$A_{VD} = 5$, $R_L = 10 \text{ k}\Omega$	25°C	116			kHz
ϕ_m Phase margin (see Figure 3)	$A_{VD} = 5$, $R_L = 10 \text{ k}\Omega$, $C_L = 100 \text{ pF}$	25°C	72°			
	$A_{VD} = 5$, $R_L = 600 \Omega$, $C_L = 100 \text{ pF}$		78°			

† Full range is -55°C to 125°C .

■ 8961724 0107488 123 ■




POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

TLE2161, TLE2161A, TLE2161B
EXCALIBUR JFET-INPUT HIGH-OUTPUT-DRIVE
µPOWER OPERATIONAL AMPLIFIERS

SLOS049D - NOVEMBER 1989 - REVISED MAY 1996

PARAMETER MEASUREMENT INFORMATION



NOTE A: C_L includes fixture capacitance.

Figure 1. Slew-Rate Test Circuit





Figure 2. Noise-Voltage Test Circuit



NOTE A: C_L includes fixture capacitance.

Figure 3. Gain-Bandwidth Product and Phase-Margin Test Circuit

typical values

Typical values presented in this data sheet represent the median (50% point) of device parametric performance.

Input bias and offset current

At the picoampere bias-current level typical of the TLE2161, TLE2161A, and TLE2161B, accurate measurement of the bias current becomes difficult. Not only does this measurement require a picoammeter, but test socket leakages can easily exceed the actual device bias currents. To accurately measure these small currents, Texas Instruments uses a two-step process. The socket leakage is measured using picoammeters with bias voltages applied but with no device in the socket. The device is then inserted into the socket, and a second test that measures both the socket leakage and the device input bias current is performed. The two measurements are then subtracted algebraically to determine the bias current of the device.

■ 8961724 0107489 06T ■



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

TLE2161, TLE2161A, TLE2161B
EXCALIBUR JFET-INPUT HIGH-OUTPUT-DRIVE
μPOWER OPERATIONAL AMPLIFIERS

SLOS049D - NOVEMBER 1989 - REVISED MAY 1996

TYPICAL CHARACTERISTICS

Table of Graphs

		FIGURE
V_{IO}	Input offset voltage	Distribution
I_{IB}	Input bias current	vs Common-mode input voltage vs Free-air temperature
I_{IO}	Input offset current	vs Free-air temperature
V_{ICR}	Common-mode input voltage range limits	vs Free-air temperature
V_{OM}	Maximum positive peak output voltage	vs Output current
V_{OM}	Maximum negative peak output voltage	vs Output current
V_{OM}	Maximum peak output voltage	vs Supply voltage
$V_{O(PP)}$	Maximum peak-to-peak output voltage	vs Frequency
AVD	Large-signal differential voltage amplification	vs Frequency vs Free-air temperature
I_{OS}	Short-circuit output current	vs Elapsed time
	Large-signal voltage amplification	vs Free-air temperature
z_o	Output impedance	vs Frequency
$CMRR$	Common-mode rejection ratio	vs Frequency
I_{CC}	Supply current	vs Supply voltage vs Free-air temperature
	Pulse response	Small signal Large signal
	Noise voltage (referred to input)	0.1 to 10 Hz
V_n	Equivalent input noise voltage	vs Frequency
THD	Total harmonic distortion	vs Frequency
	Gain-bandwidth product	vs Supply voltage vs Free-air temperature
Φ_m	Phase margin	vs Supply voltage vs Free-air temperature
	Phase shift	vs Frequency

■ 8961724 0107490 881 ■



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

TLE2161, TLE2161A, TLE2161B
EXCALIBUR JFET-INPUT HIGH-OUTPUT-DRIVE
μPOWER OPERATIONAL AMPLIFIERS
SLOS049D - NOVEMBER 1989 - REVISED MAY 1996

TYPICAL CHARACTERISTICS[†]




Figure 4




Figure 5




Figure 6




Figure 7

[†] Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices.

8961724 0107491 718



TYPICAL CHARACTERISTICS

**MAXIMUM POSITIVE PEAK
OUTPUT VOLTAGE
vs
OUTPUT CURRENT**




Figure 8

**MAXIMUM NEGATIVE PEAK
OUTPUT VOLTAGE
vs
OUTPUT CURRENT**




Figure 9

**MAXIMUM PEAK OUTPUT VOLTAGE
vs
SUPPLY VOLTAGE**




Figure 10

**MAXIMUM PEAK OUTPUT VOLTAGE
vs
SUPPLY VOLTAGE**




Figure 11

8961724 0107492 654



**TEXAS
INSTRUMENTS**

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

**TLE2161, TLE2161A, TLE2161B
EXCALIBUR JFET-INPUT HIGH-OUTPUT-DRIVE
μPOWER OPERATIONAL AMPLIFIERS**

SLOS049D - NOVEMBER 1989 - REVISED MAY 1996

TYPICAL CHARACTERISTICS




Figure 12




Figure 13




Figure 14




Figure 15

■ 8961724 0107493 590 ■



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

TYPICAL CHARACTERISTICS^T




Figure 16




Figure 17




Figure 18




Figure 19

^T Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices.

**TLE2161, TLE2161A, TLE2161B
EXCALIBUR JFET-INPUT HIGH-OUTPUT-DRIVE
μPOWER OPERATIONAL AMPLIFIERS**

SLOS049D - NOVEMBER 1989 - REVISED MAY 1996

TYPICAL CHARACTERISTICS†




Figure 20




Figure 21




Figure 22




Figure 23

† Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices.

8961724 0107495 363



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

TYPICAL CHARACTERISTICS




Figure 24




Figure 25




Figure 26




Figure 27

8961724 0107496 2TT

 **TEXAS
INSTRUMENTS**

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

**TLE2161, TLE2161A, TLE2161B
EXCALIBUR JFET-INPUT HIGH-OUTPUT-DRIVE
μPOWER OPERATIONAL AMPLIFIERS**

SLOS049D - NOVEMBER 1989 - REVISED MAY 1996

TYPICAL CHARACTERISTICS




Figure 28




Figure 29




Figure 30




Figure 31

TYPICAL CHARACTERISTICS

**GAIN-BANDWIDTH PRODUCT
vs
SUPPLY VOLTAGE**




Figure 32

**GAIN-BANDWIDTH PRODUCT
vs
FREE-AIR TEMPERATURE**




Figure 33

**PHASE MARGIN
vs
SUPPLY VOLTAGE**




Figure 34

**PHASE MARGIN
vs
FREE-AIR TEMPERATURE**




Figure 35

■ 8961724 0107498 072 ■

 **TEXAS
INSTRUMENTS**

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

TLE2161, TLE2161A, TLE2161B EXCALIBUR JFET-INPUT HIGH-OUTPUT-DRIVE μPOWER OPERATIONAL AMPLIFIERS

SLOS049D – NOVEMBER 1989 – REVISED MAY 1996

APPLICATION INFORMATION

macromodel information

Macromodel information provided was derived using Microsim *Parts*™, the model generation software used with Microsim *PSpice*™. The Boyle macromodel (see Note 5) and subcircuit in Figure 36 and Figure 37 were generated using the TLE2161 typical electrical and operating characteristics at 25°C. Using this information, output simulations of the following key parameters can be generated to a tolerance of 20% (in most cases):

- Maximum positive output voltage swing
- Maximum negative output voltage swing
- Slew rate
- Quiescent power dissipation
- Input bias current
- Open-loop voltage amplification
- Gain-bandwidth product
- Common-mode rejection ratio
- Phase margin
- DC output resistance
- AC output resistance
- Short-circuit output current limit




Figure 36. Boyle Macromodel

NOTE 5: G. R. Boyle, B. M. Cohn, D. O. Pederson, and J. E. Solomon, "Macromodeling of Integrated Circuit Operational Amplifiers", *IEEE Journal of Solid-State Circuits*, SC-9, 353 (1974).

APPLICATION INFORMATION

macromodel information (continued)

```
.subckt TLE2161 1 2 3 4 5
c1 11 12 125.4E-14
c2 6 7 5.000E-12
dc 5 53 dx
de 54 5d x
dlp 90 91 dx
din 92 90 dx
dp 4 3 dx
egnd 99 0 poly(2) (3,0) (4,0) 0 .5 .5
fb 7 99 poly(5) vb vc ve vlp vln 0 4.085E6 -4E6 4E6 4E6 -4E6
ga 6 0 11 12 201.1E-6
gcm 0 6 10 99 3.576E-9
iss 3 10 dc 45.00E-6
hlim 90 0 vlim 1K
j1 11 2 10 jx
j2 12 1 10 jx
r2 6 9 100.0E3
rd1 4 11 4.973E3
rd2 4 12 4.973E3
ro1 8 5 280
ro2 7 99 280
rp 3 4 113.2E3
rss 10 99 4.444E6
vb 9 0 dc 0
vc 3 53 dc 2
ve 54 4 dc 2
vlim 7 8 dc 0
vlp 91 0 dc 50
vln 0 92 dc 50
.model dx D (Is=800.0E-18)
.model jx PJF (Is=1.000E-12 Beta=480E-6 Vto=-1)
.ends
```

Figure 37. Macromodel Subcircuit

■ 8961724 0107500 550 ■



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

**TLE2161, TLE2161A, TLE2161B
EXCALIBUR JFET-INPUT HIGH-OUTPUT-DRIVE
μPOWER OPERATIONAL AMPLIFIERS**

SLOS049D - NOVEMBER 1989 - REVISED MAY 1996

APPLICATION INFORMATION

input characteristics

The TLE2161, TLE2161A and TLE2161B are specified with a minimum and a maximum input voltage that if exceeded at either input could cause the device to malfunction.

Because of the extremely high input impedance and resulting low bias-current requirements, the TLE2161, TLE2161A, and TLE2161B are well suited for low-level signal processing; however, leakage currents on printed circuit boards and sockets can easily exceed bias-current requirements and cause degradation in system performance. It is a good practice to include guard rings around inputs (see Figure 38). These guards should be driven from a low-impedance source at the same voltage level as the common-mode input.




Figure 38. Use of Guard Rings

input offset voltage nulling

The TLE2161 series offers external null pins that can further reduce the input offset voltage. The circuit in Figure 39 can be connected as shown if the feature is desired. When external nulling is not needed, the null pins may be left disconnected.




Figure 39. Input Offset Voltage Nulling

■ 8961724 0107501 497 ■



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265