LF198, LF198A, LF398, LF398A PRECISION SAMPLE-AND-HOLD AMPLIFIERS

JG OR P PACKAGE

(TOP VIEW)

L PACKAGE (TOP VIEW)

LOGIC

OFFSET ADJ 12

OFFSET ADJ

VCC -

≀и Пз

D3218, JULY 1988 - REVISED MARCH 1989

8 Logic

6 П САР

5 OUT

7 LOGIC REF

LOGIC REF

- Acquisition Time . . . 4 μs Typ
- Gain Error . . . 0.01% Max,
 0.001% Typ for LF198A, LF398A
- Input Offset Voltage . . .
 1 mV Max for LF198A, 2 mV Max for LF398A
- Hold Step . . . 1 mV Max for LF198A, LF398A
- Very Low Feedthrough Attenuation Ratio at f = 1 kHz...96 dB Typ
- High Input Impedance . . . $10^{10} \Omega$ Typ
- Logic Inputs Compatible With All Logic Families

description


These sample-and-hold amplifiers use a combination of bipolar and junction FET transistors to provide precision, high speed, and

long hold times. Input offset voltages as low as 1 mV (LF198A) and gain errors as low as 0.001% (LF198A, LF398A) allow these amplifiers to be used in 12-bit systems. Properly selecting the external hold capacitor optimizes the dynamic performance. Acquisition times can be as low as 4 µs for small capacitors, while hold step and droop errors can be held below 0.1 mV and 30 µV/s, respectively, when using larger capacitors.

The LF198 and LF398 are fixed at unity gain with $10^{10} \cdot \Omega$ input impedance independent of the sample or hold mode. The logic inputs are at a high differential impedance to allow easy interfacing to any logic family without ground loop problems. A separate offset adjust pin can be used to zero the input offset voltage in either the sample or hold mode. Additionally, the hold capacitor can be driven with an external signal to provide precision level shifting or "differencing" operation. The devices operate over a wide supply voltage range from ± 5 V to ± 18 V with very little change in performance. Key parameters are specified over this full supply range.

The LF198 and LF198A are characterized for operation over the full military temperature range of -55°C to 125°C. The LF398 and LF398A are characterized for operation from 0°C to 70°C.

functional block diagram



AVAILABLE OPTIONS

		PACKAGE							
TA	V _{IO} max AT 25°C	CERAMIC DIP (JG)	METAL CAN (L)	PLASTIC DIP (P)					
0°C	2 mV	_	LF398AL	LF398AP					
to 70°C	7 mV	LF398JG	LF398L	LF398P					
-55°C	1 mV		LF198AL	_					
125°C	3 mV		LF198L						



All resistor values shown are nominal and in ohms.



LF198, LF198A, LF398, LF398A PRECISION SAMPLE-AND-HOLD AMPLIFIERS

definition of terms

Acquisition Time

The time required to acquire, within a defined error, a new analog input voltage with an output change of 10 V. Acquisition time includes output settling time and includes the time required for all internal nodes to settle so that the output is at the proper value when switched to the hold mode.

Aperture Time

The delay required between a hold command and an input analog transition so that the transition does not affect the held output.

Dynamic Sampling Error

The error introduced into the held output voltage due to a changing analog input at the time the hold command is given. Dynamic sampling error is expressed in mV with a given hold capacitor value and input slew rate. Note that this error term occurs even for long sample times.

Gain Error

The ratio of output voltage swing to input voltage swing in the sample mode expressed as a percent difference.

Hold Settling Time

The time required for the output to settle within 1 mV of final value after a hold command is initiated.

Hold Step

The voltage step at the output of the amplifier when switching from sample mode to hold mode with a constant analog input voltage and a logic swing of 5 V.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V _{CC+} (see Note 1)	
Supply voltage, V _{CC} (see Note 1)	
Input voltage range, V ₁ (any input, see Note 1)	
Differential input voltage, logic to logic reference (see Note 2)	±30 V
Duration of short-circuit current at (or below) 25°C (see Note 3)	unlimited
Duration of hold capacitor short-circuit current	
Continuous total dissipation	. See Dissipation Rating Table
Operating free-air temperature, TA: LF198, LF198A	–55°C to 125°C
LF398, LF398A	
Storage temperature range	–65°C to 150°C
Lead temperature 1,6 mm (1/16 inch) from case for 60 seconds: JG package	
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds: L package	300°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds: P package	260°C

- NOTES: 1. All voltage values, except differential voltages, are with respect to the midpoint between VCC+ and VCC-.
 - The logic inputs are protected to ±30 V differential as long as the voltage on both pins does not exceed the supply voltage. For
 proper operation, however, both the logic and logic reference pins must be at least 2 V below the positive supply, and one of these
 pins must be at least 3 V above the negative supply.
 - 3. The output may be shorted to either supply.

DISSIPATION RATING TABLE

PACKAGE	T _A ≤ 25°C POWER RATING	DERATING FACTOR	DERATING ABOVE T _A	T _A = 70°C POWER RATING	T _A = 125°C POWER RATING
JG (LF198_)	500 mW	8.4 mW/°C	90°C	500 mW	210 mW
JG (LF398_)	500 m W	6.6 mW/°C	74°C	500 mW	N/A
L (LF198_)	500 mW	6.6 mW/°C	74°C	500 mW	165 mW
L (LF398_)	500 mW	5.2 mW/°C	54°C	416 mW	N/A
P	500 mW	8.0 mW/°C	88°C	500 mW	200 mW



electrical characteristics in sample mode, V_{CC±} = \pm 15 V, V_I = \pm 11.5 V, C_h = 0.01 μ F, R_L = 10 k Ω , logic reference at 0 V, logic at 2.5 V (unless otherwise noted)

				LF198			LF398			UNIT
	PARAMETER	TEST CONDITIONS	TA [†]	MIN	TYP	MAX	MIN	TYP	MAX	
			25°C		1	3		2_	7	m۷
۷ _{IO}	Input offset voltage	!	Full range			5			10	
		V _{CC±} = ±5 V to ±18 V	25°C		5	25		10	50	nΑ
i _{lB}	Input bias current		Full range			75			100	
	Differential logic		25°C	0.8	1.4	2.4	0.8	1.4	2.4	٧
	Input current, logic and logic reference		25°C		2	10		2	10	μA
	Leakage current into hold capacitor terminal	V _{CC±} = ±5 V to ±18 V, Hold mode, See Note 4	25°C		30	100		30	200	рA
	Hold capacitor charging current	V _I - V _O = 2 V	25°C		5			5		mA
	Input impedance		25°C		1010			1010		Ω
<u>z</u> i	mput impedance		25°C		0.5	2		0.5		Ω
z _o	Output impedance	Hold mode	Full range			4			6	
	Gain error (see Note 5)	R _L = 10 kΩ	25°C		0.002	0.005		0.004	0.01	%
			Full range			0.02			0.02	ļ
	Feedthrough attenuation ratio	f = 1 kHz	25°C	86	96		80	96		dE
	Hold step (see Note 6)	V _O = 0	25°C		0.5	2		0.5	2.5	m\
ksvr.	Supply-voltage rejection	$V_{CC\pm} = \pm 5V \text{ to } \pm 18 \text{ V},$ $V_{CC\pm} = 0$	25°C	80	110		80	110		V
loc	Supply current	V _{CC±} = ±5 V to ±18 V, T _A ≥ 25°C	25°C		4.5	5.5		4.5		m
	Acquisition time to 0.1% (see Note 5)	$\Delta V_{O} = 10 \text{ V}, C_{h} = 1 \mu\text{F}$ $\Delta V_{O} = 10 \text{ V}, C_{h} = 0.01 \mu\text{F}$	25°C		16			16		μ.

†Full range is -55°C to 125°C for the LF198 and 0°C to 70°C for the LF398.

- NOTES: 4. The effects of a rise in junction temperature due to power dissipation or elevated ambient free-air temperature can be approximated by doubling the 25°C value for each 11°C increase in junction temperature. The specified limit applies for the full input signal range.
 - 5. See definition of terms.
 - 6. See definition of terms. Hold step is sensitive to stray capacitance coupling between input logic signals and the hold capacitor. Stray capacitance of 1 pF, for example, creates an additional 0.5-mV step with a 5-V logic swing and a 0.01-μF hold capacitor. The magnitude of the hold step is inversely proportional to the value of the hold capacitor.

LF198A, LF398A PRECISION SAMPLE-AND-HOLD AMPLIFIERS

electrical characteristics in sample mode, V_{CC±} = \pm 15 V, V_I = \pm 11.5 V, C_h = 0.01 μ F, R_L = 10 k Ω , logic reference at 0 V, logic at 2.5 V (unless otherwise noted)

			_ +	LF198A			LF398A			UNIT
	PARAMETER	TEST CONDITIONS	TA [†]	MIN	TYP	MAX	MIN	TYP	MAX	UNII
			25°C		0.5	1		1	2	m∨
VIO	Input offset voltage		Full range			2			3	1110
		V _{CC±} = ±5 V to ±18 V	25°C		5	25		10	25	nA
IВ	Input bias current		Full range			75			50	
	Differential logic threshold voltage		25°C	0.8	1.4	2.4	8.0	1.4	2.4	٧
	Input current, logic and logic reference	:	25°C		2	10		2	10	μА
	Leakage current into hold capacitor terminal	V _{CC±} = ±5 V to ±18 V, Hold mode, See Note 4	25°C		10	100		10	100	рA
	Hold capacitor charging current	V _I - V _O = 2 V	25°C		5			5		mA
zi	Input impedance		25°C		1010			10 ¹⁰		Ω
	Q 4	Hold mode	25°C		0.5	1		0.5	1	Ω
z _o	Output impedance	Hold filode	Full range			4			6	
	Onin amon (and Nata E)	D 1010	25°C		0.001	0.005		0.001	0.005	%
	Gain error (see Note 5)	R _L = 10 kΩ	Full range			0.01			0.01	
	Feedthrough attenuation ratio	f = 1 kHz	25°C	86	96		86	96		₫B
	Hold step (see Note 6)	V _O = 0	25°C		0.25	1		0.25	1	m∨
ksvr	Supply-voltage rejection ratio	$V_{CC\pm} = \pm 5 \text{ V to } \pm 18 \text{ V},$ $V_{O} = 0$	25°C	90	110		90	110		v
lcc	Supply current	$V_{CC\pm} = \pm 5 \text{ V to } \pm 18 \text{ V},$ $T_A \ge 25^{\circ}C$	25°C		4.5	5.5		4.5	6.5	mA
	Acquisition time to 0.1%	$\Delta V_{O} = 10 \text{ V}, C_{h} = 1 \mu F$	25°C		4	6		4	6	μѕ
	(see Note 5)	$\Delta V_{O} = 10 \text{ V}, C_{h} = 0.01 \mu\text{F}$	250		16	25		16	25	Д

†Full range is -55°C to 125°C for the LF198A and 0°C to 70°C for the LF398A.


5. See definition of terms.



NOTES: 4. The effects of a rise in junction temperature due to power dissipation or elevated ambient free-air temperature can be approximated by doubling the 25°C value for each 11°C increase in junction temperature. The specified limit applies for the full input signal range.

^{6.} See definition of terms. Hold step is sensitive to stray capacitance coupling between input logic signals and the hold capacitor. Stray capacitance of 1 pF, for example, creates an additional 0.5-mV step with a 5-V logic swing and a 0.01-μF hold capacitor. The magnitude of the hold step is inversely proportional to the value of the hold capacitor.

TYPICAL CHARACTERISTICS, VCC = ±15 V



LF198A, LF398A CAPACITOR TERMINAL LEAKAGE CURRENT





FIGURE 1











FIGURE 4

†Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices.





†Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices. NOTE 7: The amplitude of the hold step varies inversely with the value of the hold capacitor.



TYPICAL CHARACTERISTICS, VCC± = ±15 V[†] SHORT-CIRCUIT OUTPUT CURRENT SUPPLY VOLTAGE REJECTION RATIO JUNCTION TEMPERATURE **FREQUENCY** 20 160 $V_O = 0$ 18 위 「 OS - Short-Circuit Output Current - mA T.j = 25°C 140 16 kSVR - Supply Voltage Rejection Ratio 120 14 SOURCING 100 12 POSITIVE SUPPLY 10 80 SINKING 60 NEGATIVE SUPPLY 40 100 125 25 - 50 -25 a -75 100 k 1 M 10 k 1 k 100 T_J - Junction Temperature - °C f - Frequency - Hz FIGURE 10 FIGURE 9 DYNAMIC SAMPLING ERROR **OUTPUT NOISE VOLTAGE** INPUT SLEW RATE **FREQUENCY** 100 160 Tj = 25°C T_J = 25°C 140 V_n - Output Noise Voltage - nV/√Hz <u>ا</u> ۳ 10 120 Ch = 1000 pF Dynamic Sampling Error HOLD MODE 100 80 60 40 SAMPLE MODE 20 -100 1000 10 100 0.1 10 k 100 k 1 k

[†]Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices.



Input Slew Rate - V/ms


FIGURE 12

100

f - Frequency - Hz

FIGURE 11

10






FIGURE 13 **ACQUISITION TIME**

-75 -50

- 25 0 25

T_J - Junction Temperature - °C

100 125






FIGURE 14






†Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices.



TYPICAL CHARACTERISTICS, VCC± = ±15 V[†]



1.2 1.4 8.0 0.2 0.4 0.6 t - Time - μs FIGURE 19

Amplitude - V NEGATIVE INPUT SLEW RATE (OR SAMPLE RATE > 5 kHz) 0.4 POSITIVE INPUT SLEW RATE (OR SAMPLE RATE < 5 kHz) 0.2 **C**_h ≥ 0.01 μF **NEGATIVE INPUT SLEW RATE** (OR SAMPLE RATE > 5 kHz) -0.2 $C_h \geq 0.01~\mu\text{F}$ 2 0 t - Time - μs FIGURE 20

†Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices.



hold capacitor

For fast sample-and-hold applications, the value of the hold capacitor is critical. A low value gives fast acquisition but also increases errors due to hold step and droop caused by amplifier bias current. The capacitor should be made as large as possible consistent with acquisition time and dynamic sampling error requirements. Capacitors larger than 0.1 µF are generally not available in the low-loss dielectrics like Teflon, Polystyrene, and NPO, at least not at a reasonable price and size. Mylar, even with its poor dielectric absorption properties, may be a reasonable choice when very long sample times are used and low droop rates are needed.

Dielectric absorption in the hold capacitor can often be the major source of error in a sample-and-hold amplifier. The equivalent "circuit" of a typical capacitor with parallel RC networks used to model dielectric absorption is shown in Figure 21. In this capacitor, rapid changes in capacitor voltage are not tracked by the internal parasitic capacitors because of the resistance in series with them. This leads to a "sag" effect in the hold capacitor after a sudden change in voltage followed by a rapid switch to the hold mode. The capacitor remembers its previous state via the charge in the internal parasitic capacitance and sags back slightly toward the previous voltage. The magnitude of the sag depends upon the voltage change and the time spent sampling the new voltage. Several time constants are typically evident in the sag, although some capacitors tend to exhibit a single time constant, while others show a sag that indicates a blending of many time constants. Figures 17 and 18 show the amount of sag found after a 10-V step, with sample time at the new voltage and hold time at the new voltage as variables. It is obvious that sag problems are minimized by long sample times and short hold times. While this is often in conflict with basic sampling requirements, the sample-and-hold amplifier should be kept in the "tracking", or sampling, mode as much as possible to maximize the time the hold capacitor spends near the voltage at which it eventually "holds".



NOTE: C1 and C2 are approximately equal to 0.01Ch to 0.1Ch. R1 and R2 generate time constants of 0.1 to 50 ms with C1 and C2.

FIGURE 21. TYPICAL HOLD CAPACITOR EQUIVALENT CIRCUIT

The best capacitor for sample-and-hold applications is Teflon, which is clearly superior with regard to dielectric absorption and operates over the full temperature range (-55° C to 125° C). If size or price is a problem, the second choice for full-temperature-range operation is NPO (or COG) ceramic units. Some care must be used because not all NPO capacitors use the low-dielectric-constant ceramic necessary for low dielectric absorption. For lower temperature ($\le 70^{\circ}$ C), Polystyrene has traditionally been the best hold capacitor. The best units are cylindrical and fairly large; there seems to be a strong correlation between small size and poor dielectric performance. Polypropylene has nearly the same absorption properties as polystyrene and offers 85° C operation; it also tends to be smaller. Other standard dielectrics such as mica, glass, mylar, and ordinary ceramic are much worse with regard to dielectric absorption. Mylar is sometimes used for large values when the ratio of sample to hold time is large and extremely low droop is required.

dynamic sampling error

A significant sampling error can occur in any sample-and-hold amplifier if the input is moving when the unit is put into the hold mode. The two major causes for this error are digital delay in switch opening and analog delay across the hold capacitor. The switch opening delay is obvious and leads to a "held" output error of $(dv/dt) \times t_d$; dv/dt is the slew rate of the input signal and t_d is the switch delay. For this device, t_d is approximately 150 ns, giving a 4.5-mV error when sampling the zero crossing of a 5-V (peak) sine wave at 1 kHz $(dv/dt = A \times 2\pi f = 5 \times 2\pi \times 10^3)$. The analog delay is the difference between input signal and capacitor voltage. It is determined by the RC product of the hold capacitor and the effective series resistance, which in this device is about 150 Ω .




This analog delay with a 0.01- μ F hold capacitor is R × C = 150×10^{-8} = $1.5 \,\mu$ s, or about ten times the delay of the switch. The held output is related in time to the input voltage *before* the hold command was given. The overall dynamic sampling error is the sum of the digital and analog errors. Figure 12 helps estimate these errors as a function of input slew rate and hold capacitor size.

Dynamic sampling error can be reduced by a factor of ten or more by inserting a delay in the logic input so that the "hold" command is delayed by an amount equal to the RC time constant of the device and the external hold capacitor. For a 0.01- μ F hold capacitor and the 150- Ω resistor internal to this device, this value is $1.5\,\mu$ s. A simple RC network can be used in front of the logic input for delays up to approximately 1 μ s. Longer delays require the addition of a logic gate to speed up the rise time of the delayed signal. See "logic rise time" for further details.

hold step

Hold step is the small voltage step (after settling) seen at the output of a sample-and-hold amplifier when it is switched from the sample mode to the hold mode with a steady dc input. Hold step is typically the result of, or can be modeled as, a fixed quantity of charge transferred to the hold capacitor due to internal switching that occurs during the hold command. In the case of this device, that charge is approximately 5 pC, giving a hold step of $0.5 \, \text{mV}$ for a $0.01 \, \text{µF}$ hold capacitor and $5 \, \text{mV}$ for a $1000 \, \text{pF}$ hold capacitor (V = Q/C). Hold step is reasonably independent of logic amplitude if care is taken to minimize the stray capacitance between the logic input and the hold capacitor. With thoughtful layout, including the guarding technique shown in Figure 21, stray capacitance should be under $0.3 \, \text{pF}$, limiting charge variations to less than $0.3 \, \text{pC/V}$.



NOTE: Use 10-pin layout. The guard around Ch is tied to output.

FIGURE 22. GUARDING TECHNIQUE (BOTTOM VIEW)

Hold step varies slightly with analog input voltage (see Typical Characteristics). A typical unit changes at a rate of $0.4\,\mathrm{pC/V}$. This slight variation manifests itself as a gain error when the amplifier is switched to the hold mode. With a 0.01- μ F capacitor, the resulting gain error is $(0.4\,\mathrm{pC/V})/0.01\,\mu$ F = 0.004%. This gain error is in the opposite direction of dc (sample mode) gain error. When the hold capacitor has a high value, dc gain error dominates and gain is slightly below unity (0.002%). When the hold capacitor has a low value $(<0.01\,\mu\text{F})$, gain error induced by hold step dominates, and hold-mode gain is slightly above unity. Zeroing out hold step does not change the variation of hold step with regard to input voltage.



offset zeroing


A sample-and-hold amplifier has two distinct offset voltages. The first is the dc offset voltage of the amplifier while in the sample, or "tracking," mode. It is identical to the input offset voltage of any operational amplifier. The second offset voltage is the sum of the dc offset voltage plus a dynamic term called hold step. Hold step is a change in output voltage when the amplifier is switched from sample mode to hold mode with the input held steady. This second offset voltage is often called hold-mode offset voltage. It can be less than or much greater than the dc offset voltage, depending on the magnitude and sign of hold step.

A fairly accurate model for hold step is a fixed charge injected into the hold capacitor by the switch turn-off circuitry. The magnitude of the charge is reasonably independent of logic input amplitude. The resulting change in the hold capacitor is Q/C_h. The charge Q is typically 5 pC, giving a 0.5-mV hold step with a 0.01-µF hold capacitor. Since most sample-and-hold amplifiers are "used" (i.e., have their outputs read by an A-to-D converter), during the hold mode, hold-mode offset voltage is arguably more important than the sample-mode dc offset voltage.

Adjusting dc offset voltage is accomplished with a 1-k Ω low TC cermet potentiometer tied to V_{CC+} with 0.6 mA flowing through it and the wiper tied to pin 2. This allows pin 2 to be moved \pm 300 mV around its nominal voltage (0.3 V below V_{CC+}). The offset voltage adjustment range is \pm 9 mV, and the adjustment procedure nominally improves offset voltage drift when the dc offset voltage is reduced to zero. This offset method *can* be used to zero out hold-mode offset voltage, but at the expense of some induced offset voltage drift. Each millivolt of hold-step offset corrected by this method introduces $3.3\,\mu\text{V/}^{\circ}\text{C}$ drift. For 0.002- μF hold capacitors or larger with hold step a few millivolts or less, this is a practical solution to hold-mode offset voltage. In precision, wide-temperature-range applications, or when Ch is less than $0.002\,\mu\text{F}$, a separate hold-mode zeroing method should be used. The circuit shown in Figure 28, which uses a logic inverter and a 5-pF capacitor, is recommended.


logic fall time


Hold step is independent of logic input fall time only for fall times faster than 10 V/ μ s. For example, as logic fall time changes from 10 V/ μ s to 1 V/ μ s, hold step with a 0.01- μ F hold capacitor typically increases from 0.25 mV to 1 mV. (See Figure 7 for more data and refer to Figure 23.) If logic slew rate is not constant, use the value at the threshold point (1.5 V with respect to logic reference). An RC network will have a discharge slew rate of V_L/RC, where V_L is the logic threshold of the LF198. The delay generated by the network will be RC × ln(V_{CC+}/V_L), where V_{CC+} is logic amplitude. For a 1- μ s delay with 5-V logic , an RC time constant of 0.8 μ s is required. This has a slew rate of 2 V/ μ s at threshold, which slightly degrades hold step. It is obvious that an RC delay network significantly longer than 1 μ s will have a large effect on hold step. If longer delays are required, they should be followed by several inverter stages or a Schmitt trigger to increase slew rate.




NOTE: Inverters may be eliminated for RC \leq 3 μs .

FIGURE 23. ADDING DELAY TO LOGIC INPUT










THRESHOLD = 0.6V_{CC+}+1.4 V

THRESHOLD = 4 V







THRESHOLD = 1.4 V

THRESHOLD = 0.6VCC + - 1.4 V (b) CMOS V_{IH} (High State) = 7 V to 15 V

THRESHOLD = -4 V (c) OP AMP DRIVE


(a) TTL and CMOS VIH (High State) = 3 V to 10 V

NOTES: A. Select R1 for 2.8 V at pin 8. B. The logic input signal high level must be at least 2 V below the positive supply voltage of the device.

FIGURE 24. LOGIC INPUT CONFIGURATIONS




Special Functions



OUT

NOTE A: For lower gains, the LT1008 must be frequency compensated. Use approximately (100/A_V) pF from comp2 to ground.


FIGURE 25. x1000 SAMPLE-AND-HOLD



NOTES: A. $V_O = V_B + \Delta V_I$ (Hold mode).


- B. This resistor protects input from surge currents but increases sample time. It can be eliminated if input is otherwise protected.
- C. Output follows input in hold mode and resets to V_B in sample mode.

FIGURE 26. SAMPLE-AND-DIFFERENCE CIRCUIT




NOTE A: Select R2 for ramp rate $\Delta V/\Delta t = 1.2 \ V/(R2)(C_h)$, R $\geq 10 \ k\Omega$.

FIGURE 27. RAMP GENERATOR WITH VARIABLE RESET LEVEL



PARAMETER	A	В	UNIT
Gain	1 ± 0.02	1 ± 0.2	%
zį	10 ⁷	47	kΩ
BW	≈ 1000	≈ 400	kHz
Crosstalk at 1 kHz	- 90	- 90	dB
Offset	≤ 6	≤ 75	m∨

FIGURE 29. 2-CHANNEL SWITCH



NOTES: A. Adjust R3 for amplitude. B. Select for time constant C1 = $\,\tau$ /100 k Ω .

FIGURE 31. CAPACITOR HYSTERESIS COMPENSATION






FIGURE 28. DC AND AC ZEROING



NOTE A: Output equals V_{CC} when in hold mode. Output equals (V_{CC} + V_{IC}) when in sample mode.


FIGURE 30. DIFFERENTIAL HOLD



NOTE A: Select $(R_h)(C_h) >> \frac{1}{2\pi f_1(MIN)}$

FIGURE 32. OUTPUT HOLDS AT AVERAGE OF SAMPLED INPUT

FIGURE 33. STAIRCASE GENERATOR



NOTE A: R8 compensates for transformer resistance. Select for flat output from LF198 while in sample mode.

FIGURE 34. ISOLATED TEMPERATURE SENSOR



Æ






FIGURE 35. INTEGRATOR WITH PROGRAMMABLE RESET LEVEL



NOTES: A. D1 is used for start-up. It limits duty cycle to approximately 75%.

- B. Select for optimum loop stability. C3 is nonpolarized.
- C. No tachometer is needed; back EMF of motor is sampled and used to control speed.

FIGURE 36. MOTOR SPEED CONTROLLER



- NOTES: A. Read ≥ 1 µs after Q goes low.
 - B. For repetitive pulses only. Increase C5 for f ≤ 10 kHz.
 - C. D2-D5 1N914.

FIGURE 37. PULSE DURATION TO VOLTAGE CONVERTER




FIGURE 38. FAST-ACQUISITION, LOW-DROOP SAMPLE-AND-HOLD

